Data movement is the dominating factor affecting performance and energy in modern computing systems. Consequently, many algorithms have been developed to minimize the number of I/O operations for common computing patterns. Matrix multiplication is no exception, and lower bounds have been proven and implemented both for shared and distributed memory systems. Reconfigurable hardware platforms are a lucrative target for I/O minimizing algorithms, as they offer full control of memory accesses to the programmer. While bounds developed in the context of fixed architectures still apply to these platforms, the spatially distributed nature of their computational and memory resources requires a decentralized approach to optimize algorithms for maximum hardware utilization. We present a model to optimize matrix multiplication for FPGA platforms, simultaneously targeting maximum performance and minimum off-chip data movement, within constraints set by the hardware. We map the model to a concrete architecture using a high-level synthesis tool, maintaining a high level of abstraction, allowing us to support arbitrary data types, and enables maintainability and portability across FPGA devices. Kernels generated from our architecture are shown to offer competitive performance in practice, scaling with both compute and memory resources. We offer our design as an open source project 1 to encourage the open development of linear algebra and I/O minimizing algorithms on reconfigurable hardware platforms.
INTRODUCTION
The increasing technological gap between computation and memory speeds [1] pushes both academia [2] [3] [4] [5] and industry [6, 7] to develop algorithms and techniques to minimize data movement. The first works proving I/O lower bounds for specific algorithms, e.g., Matrix Matrix Multiplication (MMM), date back to the 80s [8] . The results were later extended to parallel and distributed machines [9] . Since then, many I/O minimizing algorithms were developed for linear algebra [2, 10, 11] , neural networks [12] , and general programs that access arrays [13] . Minimizing I/O impacts not only performance, but also reduces bandwidth usage in a shared system. MMM is typically used as a component of larger applications [14, 15] , where it co-exists with other algorithms, e.g., memory bound linear algebra operations such as matrix-vector/vector-vector operations, which benefit from a larger share of the bandwidth, but do not require large amounts of compute resources.
FPGAs are an excellent platform for accurately modeling performance and I/O to guide algorithm implementations. In contrast to software implementations, the replacement of cache with explicit on-chip memory, and isolation of the instantiated architecture, • We design a mapping that allows the proposed scheme to be implemented in hardware, using the model parameters to lay out the architecture. • We provide a plug-and-play, open source implementation of the hardware architecture in pure HLS C++, enabling portability across FPGA and demonstrating low code complexity. • We include benchmarks for a wide range of floating point and integer types, and show the effect of adjusting parallelism and buffer space in the design, demonstrating the design's flexibility and scalability.
OPTIMIZATION GOALS
In this section we introduce what we optimize. In Sections 3.2, 3.3, and 4 we describe how this is achieved. We consider optimizing the schedule of a classical MMM algorithm, that is, given a problem of finding C, where C = AB, A ∈ R m×k , B ∈ R k ×n , C ∈ R m×n , an algorithm performs F = mnk multiplications and additions (pseudocode shown in Lst. 1). We therefore exclude Strassen-like routines [21] from our analysis, as the classical algorithms often perform better on practical problems and hardware [22] . We require that the optimal schedule: (1) achieves highest performance (takes least time-to-solution time), while (2) performing the least number of I/O operations, by (3) making most efficient use of resources. Listing 1: Classical MMM algorithm.
Computation On general purpose CPUs, as well as on modern GPUs, optimizing for computation is often a straightforward task. Exploiting techniques like vectorization or data alignment [23] can mostly be offloaded to compilers. Thus, most of the effort is spent on I/O minimization. When targeting FPGAs, designing an architecture that can optimally exploit available logic, even for computationally simple algorithms such as matrix multiplication, requires significant engineering effort. We must thus maintain a decomposition that is efficiently implementable in hardware, while achieving the desired theoretical properties.
I/O Schedule optimization on a parallel machine determines both the domain decomposition (which computations are assigned to which compute units), and sequential execution (the order in which each compute unit executes its tasks). The former impacts communication between compute units (a.k.a. horizontal I/O), and the latter is responsible for the communication between a compute unit and a main memory (a.k.a. a vertical I/O). Both aspects of the parallel schedule are constrained by available resources and their interdependencies (e.g., NUMA domains or limited fan-out on FPGAs).
Resources When targeting a high utilization design on FPGA, it is critical to maintain characteristics that aid the routing process.
Routing reacts poorly to large fan-in or fan-out, which typically occurs when these are dependent on the degree of parallelism: that is, if N determines the degree of parallelism in the program, 1-to-N and N -to-1 connections in the architecture should be avoided. This is true both on the granularity of individual logic units, and on the granularity of coarse-grained modules instantiated by the programmer. To accommodate this, we can regulate the size of PEs, and favor PE topologies that are easily mapped to a plane, such as grids or chains. Furthermore, mapping of a hardware architecture to the chip logic and interconnect (placement and routing) may reduce the clock frequency due to long routing paths. Due to the intractable size of the configuration space, this cannot be efficiently modeled and requires empirical evaluation of designs. The routing challenges are exasperated in FPGA chips that consist of multiple "chiplets", such as the Xilinx UltraScale+ VU9P chip used in this paper, which hosts three "super-logical regions" (SLRs). Crossing the chiplets consumes highly limited routing resources and carries a higher timing penalty. Limiting these crossings is thus key to scaling up resource utilization.
Throughout this paper, we use the two-level notation for naming parameters ( Table 1 ). Most of the parameter names are in the form of α β , where α refers to some quantity, such as the total number of objects, and β determines what is the object of interest. E.g., N c , N b , s b are: total number of (N ) compute units (c), memory blocks (b), and a size of each memory block (s), respectively.
The target hardware contains d types of different logic resources. This typically consists of general purpose logic, such as lookup tables (LUTs), and more specialized arithmetic units, such as digital signal processing units (DSPs). We represent a quantity of these resources as a vector r max = [r 1,max , ..., r d,max ]. As a basic logical entity, we consider a "compute unit", which is a basic circuit able to perform a single multiply-addition operation in a single cycle. Each unit is implemented on the target hardware using some combination of logic resources r c . Depending on the numerical precision, different number of computation resources r c are needed to form a single compute unit, so the maximum number of compute units that can be instantiated, N c , may vary. The compute units are organized into N p processing elements (PEs), which encapsulate a closed logical task (e.g., a vector operation) of x c · y c compute units. Each PE additionally consumes r p logic resources as orchestration overhead. This gives us the following constraint, which enforces that the total amount of resources consumed by compute units and their encompassing PEs should not exceed the total resources available:
where d is the dimensionality of the resource vector (illustrated in the top-right side of Fig. 2 ).
OPTIMIZATION MODELS 3.1 Computation Model
To optimize computational performance we minimize the total execution runtime, which is a function of achieved parallelism (total number of compute units N c ) and the design clock frequency f . The computational logic is organized into N p PEs, and we assume that every PE holds x c ·y c compute units in dimensions x and y (see Tab. 1 for an overview of all symbols used). We model the factor N c directly in the design, and rely on empirically fixing f , which is limited by the maximum size of data buses between PEs (i.e., x c w c ≤ w p,max and y c w c ≤ w p,max , where w p,max depends on the architecture, and typically takes values up to 512 bit). Formally, we can write the computational optimization problem as follows:
That is, the time to completion T is minimized when f ·N c is maximized, where the number of parallel compute units N c is constrained by the available logic resources r max of the design (this can be the full hardware chip, or any desired subset resource budget). We respect routing constraints by observing a maximum bus width w p,max , and must stay within the target frequency f max . Minimizing the I/O cost is essential for achieving high performance on modern architectures, even for traditionally compute-bound kernels like MMM [24] . In this section, we sketch a theoretical background from previous works which lays foundation for our FPGA model. Following the state-of-the-art I/O models [2, 8, 25] we assume that a parallel machine consists of p processors, each equipped with a fast private memory of size S words. To perform an arithmetic operation, processor p i is required to have all operands in its fast memory. The principal idea behind the I/O optimal schedule is to maximize the computational intensity, i.e., the number of arithmetic operations performed per one I/O operation. This naturally expresses the notion of data reuse, which reduces both vertical (through memory hierarchy) and horizontal (between compute units) I/O (Section 2). Algorithm as a Graph We represent an entire execution of an algorithm as a computation directed acyclic graph (CDAG) [8, 24, 26 ] G = (V , E), where every vertex v ∈ V corresponds to some unique value during the execution, and edges e ∈ E represent data dependencies between them. Vertices without incoming edges are inputs, and the ones without outgoing edges are outputs. The remaining vertices are intermediate results. In the context of MMM, matrices A and B form m × k and k × n input vertices, respectively, and partial sums of C form mnk intermediate vertices, with inputs both from corresponding vertices of A and B, and previous partial sums of C. The output vertices are formed by the m × n vertices of C which represent the last of k partial sums. The MMM CDAG is shown in Fig. 1a . I/O as Graph Pebbling Hong and Kung [8] introduced the redblue pebble game abstraction to model the I/O cost of a sequential schedule on a CDAG. We refer a reader to the original paper for the formal definition and details of this game: here we just draw its simplistic sketch. The key idea is to play a pebbling game with a limited number of red pebbles (corresponding to the small-but-fast memory) and an unlimited number of blue pebbles (large, slow memory). The rules are that one can put a red pebble on a vertex only if all its direct predecessors also have red pebbles (which represent computing a value, while all operands are in the fast memory). Placing a blue pebble on a red one corresponds to a store operation, and putting a red pebble on a blue corresponds to a load. Initially, only input vertices have blue pebbles on them. The goal is to put blue pebbles on the output vertices. In this model, the I/O optimal schedule is a sequence of pebbling moves which minimizes the load and store operations. Schedule as a Graph Partition In our work, we extend the methodology and results of COSMA [24] , which is based on the red-blue pebble game. We partition the CDAG 
I/O Model
The authors show that an I/O optimal scheme can be derived from finding an X -partition {V i } of a smallest cardinality, for some value of X . We will use this result to build our model. Optimal Graph Partition as Maximizing Computational Intensity In COSMA [24] , it is shown that the I/O optimal MMM schedule maximizes the computational intensity of each subcomputation V i , that is, the number of arithmetic operations per I/O operation. Formally:
where
is the number of inputs that are already in the on-chip memory (data reuse), and |W B,i | is the number of partial results that have to be stored back to off-chip memory. Therefore, we aim to maximize utilization of all available on-chip memory, to increase the reuse of data |V R,i | that is already loaded. The sets V i , Dom(V i ), and V R,i are depicted in Fig. 1b [2, 8, 25] assume that a parallel machine consists of p processors, each equipped with a small private memory of constant size S words (two-level memory model). Under these assumptions, COSMA establishes that the I/O optimal MMM schedule is composed of h = mnk/S subcomputations, each performing S multiplyaddition operations while loading 2
√
S elements from matrices A and B. However, in the FPGA setting these assumptions do not hold, as the number of compute units N c is a variable depending on both hardware resources (which is constant), and on the processing element design. Furthermore, the mapping between processing elements and available BRAM blocks is also constrained by ports and limited fan-out. We impose the additional requirement that compute and memory resources must be equally distributed among PEs, posing additional restrictions on a number of available resources and their distribution for each subcomputation V i to secure maximum arithmetic throughput and routing feasibility:
(1) The number of parallel compute units N c is maximized.
(2) The work is load balanced, such that each compute unit performs the same number of computations. (3) Each memory block is routed to only one compute unit (i.e., they are not shared between compute units).
(4) Each processing element p performs the same logical task, and consumes the same amount of computational and memory block resources.
Memory resources To model the memory resources of the FPGA, we consider the bit-length of w c , depending on the target precision.
The machine contains N b on-chip memory blocks, each capable of holding s b words of the target data type, yielding a maximum of
words that can be held in on-chip memory. s b takes different values depending on w c (e.g., 16 bit for half precision floating point, or a 64 bit long unsigned integer). Each memory block supports one read and one write of up to w b bits in a single cycle in a pipelined fashion.
FPGA-constrained I/O Minimization
We denote each V i as a memory tile M, as its size in i and j dimensions determines the memory reuse. To support a hierarchical hardware design, each M is further decomposed into several levels of tiling. This decomposition encapsulates hardware features of the chip, and imposes several restrictions on the final shape of M. The tiling scheme is illustrated in Fig. 2 . We will cover the purpose and definition of each layer in the hierarchy shortly in Sec. 3.3, but for now use that the dimensions of the full memory tile M are:
and we set |V i | = x tot y tot . Following the result from [24] , a schedule that minimizes the number I/O operations, loads x tot elements of one column of matrix A, y tot elements of one row of matrix B and reuses x tot y tot previous partial results of C, thus computing an outer product of the loaded row and column. We now rewrite Eq. 3 as: maximize
x tot y tot x tot + y tot subject to:
and the total number of I/O operations as:
This expression is minimized when:
That is, a memory tile is a square of size S. Eq. 6 therefore gives us a theoretical lower bound on Q ≤ 2mnk/ √ S, assuming that all available memory can be used effectively. However, the assumptions stated in Sec. 3.2 constrain the perfect distribution of hardware resources, which we model in Sec. 3.3.
Resource Model
Based on the I/O model and the FPGA constraints, we create a logical hierarchy which encapsulates various hardware resources, which will guide the implementation to maximize I/O and performance. We assume a chip contains r max = {r 1,max , . . . , r t,max } different hardware resources (see Sec. 2). The dimensionality and
Listing 2: Pseudocode of the tiled MMM algorithm. length of a vector depends on the target hardware -e.g., Intel Arria 10 and Stratix 10 devices expose native floating point DSPs, each implementing a single operation, whereas a Xilinx UltraScale+ device requires a combination of logic resources. We model fast memory resources separately as memory blocks (e.g., M20K blocks on Intel Stratix 10, or Xilinx BRAM units). We consider a chip contains N b memory blocks, where each unit can store s b elements of the target data type and has a read/write port width of w b bits. The scheme is organized as follows (shown in Fig. 2 ):
(1) A compute unit c consumes r c hardware resources, and can throughput a single multiplication and addition per cycle. Their maximal number
for a given numerical precision is a hardware constant, given by the available resources r max . (2) A processing element p encapsulates x c · y c compute units.
Each processing element requires additional r p resources for overhead logic. (3) A compute tile t encapsulates x p · y p processing elements.
One compute tile contains all available compute units x c · y c · x p · y p = N c . (4) A block tile b encapsulates x t · y t = s b compute tiles, filling the entire internal capacity s b of currently allocated memory blocks.
block tiles (discussed below), using all available N b memory blocks. Pseudocode showing the iteration space of this decomposition is shown in Lst. 2, consisting of 11 nested loops. Each loop is either a sequential for-loop, meaning that no iterations will overlap, and will thus correspond to pipelined loops in the HLS code; or a parallel forall-loop, meaning that every iteration is executed every cycle, corresponding to unrolled loops in the HLS code. We require that the sequential loops are coalesced into a single pipeline, such that no overhead is paid at iterations of the outer loops. that must be supported in the architecture. Memory blocks expose a limited access width w b (measured in bits), which constrains how much data can be read from/written to them in a single cycle. We can thus infer a minimum number of memory blocks necessary to serve all compute units in parallel, given by:
Parallelism and Memory Resources
where w c is the width of the data type in bits, and x c y c denotes the granularity of a processing element. Because all x c y c accesses within a processing element happen in parallel, accesses to fast memory can be coalesced into long words of size w c · x c y c bits. For cases where w b is not a multiple of w c , the ceiling in Eq. 8 may be significant for the resulting N b,min . When instantiating fast memory to implement the tiling strategy, Eq. 8 defines the minimum "step size" we can take when increasing the tile sizes. Within a full memory tile, each updated value C[i, j] is reused after all x tot · y tot elements in a single memory tile are evaluated, and computation proceeds to the next iteration of the k-loop (line 4 in Listing 2). Given the intrinsic size of each memory block s b , we can thus perform s b iterations of the compute tile before a single batch of N b,min allocated memory blocks has been filled up. If the total number of memory blocks N b,max ≥ 2N b,min , i.e., the number of blocks required to support the parallel access requirements is less than the total number of blocks available, we can perform additional
iterations of the block tile, using all available memory blocks (up to the additive factor of N b mod N b,min ). However, for large available parallelism N c , this additive factor may play a significant role, resulting in a part of available on-chip memory not being used. This effect is depicted in Fig. 3 for different values of N c for the case of single precision floating point (FP32) in Xilinx BRAM blocks, where s b = 1024 and w b = 36 bit. The total number of memory blocks that can be efficiently used, without sacrificing the compute performance and load balancing constraints, is then:
In the worst case, this implies that only N b,max /2+1 memory blocks are used. In the best case, N b,max is a multiple of N b,min , and all memory block resources can be utilized. When N c > N b,max /2, the memory tile collapses to a single block tile, and the total memory block usage is equal to Eq. 8.
With the goals for compute performance and I/O optimality set by the model, we now describe a mapping to a concrete hardware implementation.
Layout of Processing Elements
For Eq. 2 to hold, all N p PEs must run at full throughout execution of the kernel, computing distinct contributions to the output tile.
In terms of the proposed tiling scheme, we must evaluate a full compute tile t (second layer in Fig. 2 ) every cycle, which consists of x p · y p PE tiles (first layer in Fig. 2) , each performing x c · y c calculations in parallel, contributing a total of N c multiplications and additions towards the outer product currently being computed. Assuming that N p elements of A and a full row of y tot elements of B have been prefetched, we must -for each of the x p rows of the first layer in Fig. 2 -propagate x c values to all y p horizontal PEs, and equivalently for columns of B. If this was broadcasted directly, it would lead to a total fan-out of x p · y p for both inputs.
Rather than broadcasting, we can exploit the regular grid structure, letting each column forward values of A, and each row forward values of B, in a pipelined fashion. Such an architecture is sometimes referred to as a systolic array, and is illustrated in Fig. 4 . In this setup, each processing element has three inputs and three outputs (for A, B, and C), and dedicated Feed A and Feed B modules send prefetched contributions to the outer product at the left and top edges of the grid, while Store C consumes the output values of C written back by the PEs. The number of inter-module connections for this design is 3x p y p , but more importantly, the fan-out of all modules is now constant, with 6 data buses per PE. Each PE is responsible for fully evaluating x tot y tot /N p elements of the output tile of C. The elements of each PE tile in Fig. 2 are stored contiguously (the first layer), but all subsequent layers are not -only the compute tile as a whole in contiguous in C. Final results must thus be written back in an interleaved manner to achieve contiguous writes back to C. Collapsing to a 1D array. Although the 2D array of PEs is intuitive for performing matrix multiplication, it requires a grid-like structure to be routed on the chip. While this solves the issue of individual fan-out -and may indeed be sufficient for monolithic devices with all logic arranged in a rectangular structure -we wish to map efficiently onto general interconnects, including non-uniform and hierarchical structures, as well as multiple-chiplet FPGAs (or, potentially, multiple FPGAs). To achieve this, we can optionally collapse the 2D array of PEs into a 1D array by fixing y p = 1, resulting in N p = x p PEs connected in sequence. Since this results in a long, narrow compute tile, we additionally fix x c = 1, relying on y c to regulate the PE granularity. Forming narrow compute tiles is possible without violating Eq. 7, as long as x tot and y tot are kept identical (or as similar as possible), which we can achieve by regulating the outer block and tiling layers (the memory and block tile layers in Fig. 2) . Double buffering. Since each PE in the 1D array now computes one or more full rows of the compute tile, we can buffer values of A in internal registers, rather than from external modules. These can be propagated through the array from the first element to the last, then kept in local registers and applied to values of B that are streamed through the array from a buffer before the first PE. Since the number of PEs in the final design is large, we overlap the propagation of new values of A with the computation of the outer product contribution using the previous values of A, by using double buffering, requiring two registers per PE, i.e., 2N p total registers across the design.
By absorbing the buffering of A into the PEs, we have reduced the architecture to a simple chain of width 1, reducing the total number of inter-module connections for the compute to 3N p , with 3 buses connecting each PE transition. When crossing interconnects with long timing delays or limited width, such as connections between chiplets, this means that only 3 buses must cross the gap, instead of a number proportional to the circumference of the number of compute units within a single chiplet, as was the case for the 2D design. As a situational downside, this increases the number of pipeline stages in the architecture when maximizing compute, which means that the number of compute tiles must be larger than the number of PEs, i.e., y t x t ≥ N p . This extra constraint is easily met when minimizing I/O, as the block tile size is set to a multiple of s b (see Sec. 3.3), which in practice is higher than the number of PEs, assuming that extreme cases like x c = y c = 1 are avoided for large N c .
Handling Loop-carried Dependencies
Floating point accumulation is often not a native operation on FPGAs, which can introduce loop-carried dependencies on the accumulation variable. This issue is circumvented with our decomposition. Each outer product consists of x p x m ·y p y m inner memory tiles. Because each tile reduces into a distinct location in fast memory, collisions are separated by x p x m · y p y m cycles, and thus do not obstruct pipelining for practical memory tile sizes (i.e., where x p x m · y p y m is bigger than the accumulation latency).
For data types such as integers or fixed point numbers, or architectures that support (and benefit from) pipelined accumulation of floating point types, it is possible to make k the innermost loop, optionally tiling n and m further to improve efficiency of reads from off-chip memory. The hardware architecture for such a setup is largely the same as the architecture proposed here, but changes the memory access pattern.
Optimizing Column-wise Reads
In the outer product formulation, the A-matrix must be read in a column-wise fashion. For memory stored as row-major, this results in slow and wasteful reads from DDR memory (in a column-major setting, the same argument applies, but for B instead). For DDR4 memory, a minimum of 512 bits must be transferred to make up for the I/O clock multiplier, and much longer bursts are required to saturate DDR bandwidth in practice. To make up for this, we can perform on-the-fly transposition of A as part of the hardware design in an additional module, by reading wide vectors and pushing them to separate FIFOs of depth ≥x b x m , which are popped in transposed order when sent to the kernel (this module can be omitted in the implementation at configuration time if A is pre-transposed, or an additional such module is added if B is passed in transposed form).
Writing Back Results
Each final tile of C is stored across the chain of processing in a way that requires interleaving of results from different PEs when writing it back to memory. Values are propagated backwards through the PEs, and are written back to memory at the head of the chain, ensuring that only the first PE must be close to the memory modules accessing off-chip memory. In previous work, double buffering is often employed for draining results, at the significant cost of reducing the available fast memory from S to S/2 in Eq. 6, resulting in a reduction in the arithmetic intensity of √ 2. To achieve optimal fast memory usage, we can leave writing out results as a sequential stage performed after computing each memory tile. It takes nm/y c cycles to write back values of C throughout kernel execution, compared to nmk/N c cycles taken to perform the compute. When k/N c ≫ 1, i.e., the matrix is large compared to the degree of parallelism, this effect of draining memory tiles becomes negligible.
Final Module Layout
With the constraints and considerations accumulated above, we fix the final hardware architecture. The module layout is shown in Fig. 5 , and consists of 4 + N p modules. The Feed B module buffers the outer product row of B, whereas N p values of A are kept in PE registers. The vast majority of fast memory is spent in buffering the output tile of C (see Sec. 3.2), which is partitioned across the PEs, with x tot ·y tot N p elements stored in each. The Read A and Transpose modules are connected with a series of FIFOs, the number of which is determined by the desired memory efficiency in reading A from DRAM. In our provided implementation, PEs are connected in a 1D sequence, and can thus be routed across the FPGA in a "snakelike" fashion [16] to maximize resource utilization with minimum routing constraints introduced by the module interconnect. The PE architecture is shown in Fig. 6 . I) Each PE is responsible for storing a single double-buffered value of A. Values are loaded from memory and passed through the array, while the previous outer product is being computed. II) Values of B are streamed through the chain to be used at every PE. III) Every cycle accumulates into a different address of the output C until it repeats after x t x b · y t y b cycles. IV) When the outer tile has been computed, it is sent back through the PEs and written back at the memory interface.
EVALUATION 5.1 Parameter Selection
Using the performance model and hardware mapping considerations, parameters for kernel builds used to produce results are chosen in the following way, in order to maximize performance and minimize I/O based on available compute and memory resources, respectively:
(1) The PE granularity is fixed at x c = 1, and y c is set as high as possible without impairing routing (determined empirically).
(2) f N c is maximized by scaling up parallelism N c = N p ·y c (we fixed x c = 1) when the benefit is not eliminated by reduction in frequency, according to Eq. 2. (3) Memory tile sizes are maximized according to Eq. 9 to saturate on-chip memory resources. For a given set of parameters, we build kernels in a fully automated end-to-end fashion, leveraging the abstractions provided by the high-level toolflow.
Code Complexity
The MMM kernel architecture used to produce the result in this work is implemented in Xilinx' Vivado HLS tool with hlslib [27] extensions, and as of writing this paper, consists of 624 and 178 SLOC of C++ for kernel and header files, respectively. This is a generalized implementation, and includes variations to support transposed/non-transposed input matrices, variable/fixed matrix sizes, and different configurations of memory bus widths. Additionally, the operations performed by compute units can be specified, e.g., to compute the distance product by replacing multiply and add with add and minimum. The full source code is available on github under an open source license (see footnote on first page).
Experimental Setup
We evaluate our implementation on a Xilinx VCU1525 accelerator board, which hosts an Virtex UltraScale+ XCVU9P FPGA. The board has four DDR4 DIMMs, but due to the minimal amount of I/O required by our design, a single DIMM is sufficient to saturate the kernel. The chip is partitioned into three chiplets, that have a total of 1,033,608 LUTs, 2,174,048 flip-flops (FFs), 6834 DSPs, and 1906 BRAMs available to our kernels. This corresponds to 87%, 92%, 99.9%, and 90% of data sheet numbers, respectively, where the remaining space is occupied by the provided shell.
Our kernels are written in Vivado HLS targeting the xilinx:vcu1525:dynamic:5.1 platform of the SDAccel 2018.2 framework, and -O3 is used for compilation. We target 200 MHz in Vivado HLS and SDAccel, although this is often reduced by the tool in practice due to congestion in the routed design for large designs, in particular paths that cross between chiplets on the FPGA (see Sec. 2). Because of the high resource utilization, each kernel build takes between 8 and 24 hours to finish successfully, or between 4 and 24 hours to fail placement or routing.
On the Virtex UltraScale+ architecture, floating point operations are not supported natively, and must be implemented using a combination of DSPs and general purpose logic provided by the toolflow. The resource vector r thus has the dimensions LUTs, FFs, and DSPs. The Vivado HLS toolflow allows choosing from multiple floating point implementations, that provide different trade-offs between LUT/FF and DSP usage. In general, we found that choosing implementations of floating point addition that does not use DSPs yielded better results, as DSPs replace little general purpose logic for this operation, and are thus better spent on instantiating more multiplications.
Memory blocks are implemented in terms of BRAM, where each block has a maximum port width of 36 bit of simultaneous read and write access to 18 kbit of storage. For wider data types, multiple BRAMs are coalesced. Each BRAM can store s b,36 bit = 1024 elements in 36 bit configuration (e.g., FP32), s b,18 bit = 2048 elements in 18 bit configuration (e.g., FP16), and s b,72 bit = 512 elements in 72 bit configuration (e.g., FP64). For this work, we do not consider UltraRAM, which is a different class of memory blocks on the Ul-traScale+ architecture, but note that these can be exploited with the same arguments as for BRAM (according to the principles in Sec. 3.3). For benchmarked kernels we report the compute and memory utilization in terms of the hardware constraints, with the primary bottleneck for I/O being BRAM, and the bottleneck for performance varying between LUTs and DSPs, depending on the data type.
Results
We evaluate the computational performance and communication behavior of our approach by constructing kernels within varying logic and storage budgets, based on our C++ reference implementation. To explore the scaling behavior with increased parallelism, we measure strong scaling when increasing the number of PEs, shown in Fig. 7 , by increasing N c for 16384×16384×16384 matrices. We report the median across 20 runs, and omit confidence intervals, as all kernels behaved deterministically, making errors negligible. To measure power efficiency, we sample the direct current power draw of the PSU in the host machine, then determine the FPGA power consumption by computing the difference between the machine at idle with no FPGA plugged in, and the FPGA plugged in while running the kernel. This method includes power drawn by the full VCU1525 evaluation board, including the integrated fan. The kernels compile to maximum performance given by each configurations at 200 MHz until the first chiplet/SLR crossing, at which point the clock frequency starts degrading. This indicates that the chiplet crossings are the main contributor to long timing paths in the design that bottleneck the frequency. Tab. 2 shows the configuration parameters and measured results for the highest performing kernel built using our architecture for half, single and double precision floating point types, as well as 8-bit, 16-bit, and 32-bit unsigned integer types. Timing issues from placement and routing are the main bottleneck for all kernels, as the frequency for the final routed designs start to be unstable beyond 33% resource usage, when the number of chiplet crossings becomes significant (shown in Fig. 7 ). When resource usage exceeds 80−90%, kernels fail to route or meet timing entirely. Due to the large step size in BRAM consumption for large compute tiles when targeting peak performance (see Sec. 3.3), some kernels consume less BRAM than what would otherwise be feasible to route, as increasing the memory tile by another stage of N b,min would exceed N b,max .
In contrast to previous implementations, we achieve optimal usage of the on-chip memory by separating the drain phase of writing out results from the compute phase. This requires the number of computations performed per memory tile to be significantly larger than the number of cycles taken to write the tile out to memory (see Sec. 4.4) . This effect is shown in Fig. 8 for small N c (left) and large N c (right). For large N c , the time spent in draining the result is significant for small matrices. In either scenario, optimal computational efficiency is approached for large matrices, when there is sufficient work to do between draining each result tile. Fig. 9 demonstrates the reduction in communication volume with increasing values of the outer I/O tiles (i.e., x t x b · y t y b ). We plot the arithmetic intensity, corresponding to 2× the computational intensity in Eq. 3 (1 addition and 1 multiplication), and verify that the communication volume reported by the runtime is verified to match the analytical value computed with Eq. 6. We also report the 
RELATED WORK
Much of previous work focuses on the low level implementation for performance [20] , explores high-level optimizations [28] , or implements MMM in the context of neural networks [19, 29] . To the best of our knowledge, this is the first work to minimize I/O of matrix multiplication on FPGA in terms of hardware constants, and the first work to open source our implementation to benefit of the community. We relate this paper to the most relevant works below.
Tab. 3 shows a hybrid qualitative/quantitative comparison to previously published MMM implementations on FPGA. Cells are left empty when numbers are not reported by the authors, or when the given operation is not supported. As our work is the only open source implementation, we are unable to execute kernels from other works on the same FPGA, and resort to comparing the performance reported in papers for the respective benchmarked FPGA. These FPGAs thus vary widely in vendor, technology and architecture.
Zhuo and Prasanna [30] discuss two matrix multiplication implementations on FPGA, and include routing in their considerations, and support multiple floating point precisions. The authors suggest two algorithms, where both require a number of PEs proportional to the matrix size. While these only require loading each matrix once, they do not support matrices of arbitrary size, and thus do not scale without additional CPU orchestration.
Dou et al. [31] design a linear array of processing elements, implementing 64-bit floating point matrix multiplication -no support is offered for other data types, as the work emphasizes the low-level implementation of the floating point units. The authors derive the required off-chip bandwidth and buffer space required to achieve peak performance on the target device, but do not model or optimize I/O in terms of their buffer space usage, and do not report their tile sizes or how they were chosen. Furthermore, the authors double-buffer the output tile, reducing the maximum achievable computational intensity by a factor [30] 2004 Virtex-II Pro 98 128 -2 2 -HDL ( ) Dou [31] 2005 Virtex-II Pro 99 177 --39 -HDL ( ) Kumar [32] 2009 Virtex-5 61 373 † --30 † -HDL ( ) Jovanović [20] 2012 Virtex-6 100 403 -203 --HDL ( ) D'Hollander [28] 2016
Zynq-7000 99 100 -5 --HLS ( ) Guan [29] 2017 matrix multiplication for DNN acceleration on two Xilinx Ultra-Scale chips, showing how peak DSP utilization and frequency can be reached, at the expense of generality, as the approach relies on low-level details of the chips' architecture, and as no other data types are supported. Kumar et al. [32] provide an analysis of the trade-off between I/O bandwidth and on-chip memory for their implementation of 64-bit matrix multiplication. The authors arrive at a square output tile when deriving the constraints for overlapping I/O, although the derived computational intensity is reduced by a factor √ 2 as above from double buffering. In our model, the fast memory utilization is captured explicitly, and is maximized in terms of on-chip memory characteristics of the target FPGA, allowing tile sizes that optimize both computational performance and computational intensity to be derived directly. Lin and Leong [34] model sparse MMM, with dense MMM as a special case, and project that even dense matrix multiplication may become I/O bound in future FPGA generations. Our model guides how to maximize utilization in terms of available on-chip memory to mitigate this, by capturing their characteristics in the tiling hierarchy.
Finally, the works above were implemented in hardware description languages, and do not disclose the source code allowing their findings to be reproduced or ported to other FPGAs. For the results presented here, we provide a high-level open source implementation, to encourage reusability and portability of FPGA codes.
Designing I/O minimizing algorithms has been an active field of research for more than 40 years. Starting with register allocation problems [26] , through single processor, two-level memory system [8] , distributed systems with fixed [9] and variable memory size [2] . Although most of the work focus on linear algebra [2, 9, 10] due to its regular access pattern and powerful techniques like polyhedral modeling, the implication of these optimizations far exceeds this domain. Gholami et al. [35] studied model and data parallelism of DNN in the context of minimizing I/O for matrix multiplication routines. Demmel and Dinh [12] analyzed I/O optimal tiling strategies for convolutional layers of NN.
CONCLUSION
We present a high-performance, open source, flexible, portable, and scalable matrix-matrix multiplication implementation on FPGA, which simultaneously maximizes performance and minimizes offchip data movement. By starting from a general model for computation, I/O, and resource consumption, we create a hardware architecture that is optimized to the resources available on a target device, and is thus not tied to specific hardware. We evaluate our implementation on a wide variety of data types and configurations, showing 409 GOp/s 32-bit floating point performance, and 1.5 TOp/s 8-bit integer performance, utilizing >80% of hardware resources. We show that our model-driven I/O optimal design is robust and high-performant in practice, yielding better or comparable performance to HDL-based implementations, and conserving bandwidth to off-chip memory, while being easy to configure, maintain and modify through the high-level HLS source code.
